
LO Source Selector
415-430 MHz clock generated by rPLL loop in FPGA (using the 3th harmonic)
LO_OUTPUT
T11
RF Frontend & Mixer
IF_OUT
LO_OUTPUT
LO Synthetiser
10MHz clock generated by rPLL loop in FPGA
50 Ohm Transmission Line
ADF4351BCPZ
3V3 Supply Generation
Baseband Filter
Baseband Amplifiers
ADC
All of them are 33R 0603
AD9226ASTZ
Board to Board Connectors
Extra Pins
Title
Size
A2
Number
Revision
Date: 2/14/2026
Sheet of
File: D:\Designs\...\Main.SchDoc
Drawn By: